Crystalline silicon ͑c-Si͒ heterojunction ͑HJ͒ solar cells are under intense investigation worldwide 1-7 following pioneering efforts at Sanyo Corporation. Si HJ cells have many advantages over conventional diffused-junction Si cells, including ͑1͒ lower temperature ͑Ͻ250°C͒ processing, ͑2͒ higher efficiency, ͑3͒ higher open circuit voltage, and ͑4͒ a lower temperature coefficient describing the reduction of performance with increasing temperature. High performance commercial Si HJ cells are all made from n-type wafers. The best reported AM1.5 efficiency is 23%. 1 The best reported open circuit voltage is 739 mV. 6 While n-type silicon wafer appears to be an excellent base material for high efficiency ͑Ͼ20%͒ modules with high annual energy output, development of viable p-wafer cells would open many industrial PV options. In this letter, we report solar cells with 19.3% energy conversion efficiency on p-type float-zone ͑FZ͒ Si wafers and 18.3% on p-type Czockralski ͑CZ͒ Si wafers. Our best open-circuit voltage is higher 700 mV. We find that there is little degradation of our Si HJ solar cells on CZ p-type c-Si under prolonged light exposure. Despite the higher n-type Si efficiency, it could be advantageous to make Si HJ modules on widely available boron-doped Si wafers.
Si heterojunciton solar cells use thin hydrogenated amorphous silicon ͑a-Si:H͒ as a wide band gap layer on both sides of a high quality c-Si wafer that effectively passivates both a front heterojunction emitter that collects minority carriers and a back contact that collects majority-carriers. 8 A schematic equilibrium energy diagram of a p-type c-Si heterojunction cell with a-Si:H contacts is shown in Fig. 1 . The values of band gap for various thin layers are based upon optical measurements. We use 1.75 eV for a-Si:H, P-, B-, and intrinsic layers and 3.70 eV for indium tin oxide ͑ITO͒. The Fermi level of ITO is slightly above its conduction band ͑0.1 eV͒. Band gap of bulk c-Si is 1.14 eV. In general, the contacts between ITO and the doped layers behave as Ohmic contact. We also include the conduction band offset ͑⌬E c ͒ and valence band offset ͑⌬E v ͒. The exact values of those offsets are difficulty to measure. The early reported photoemission values were 0.1 eV for ⌬E c and 0.4 eV for ⌬E v , 9 and recent measurements have generally agreed well. At the emitter side, the low ⌬E c allows electrons to move into the a-Si:H n-layer and the high ⌬E v blocks holes at the interface. The a-Si:H heterojunction at the front is nearly ideal for electron collection. At the back contact, there is a low ⌬E c and high ⌬E v . The high valence band offset might be expected to prevent holes from moving freely to the a-Si:H p-layer. However, holes do pass through the barrier at the a-Si:H p-layer by tunneling, hopping, or thermally assisted tunneling. From Fig. 1 , it is clear that an i / p-layer with high ⌬E c and low ⌬E v would improve hole collection. Modeling by Kanevce and Metzger. 10 suggests that high majority carrier density of holes in p-wafer Si HJ cells has the advantage of avoiding the high barrier for minority carrier hole collection at the p-type emitter in n-type Si HJ solar cells.
We use high quality FZ p-type crystal Si wafers and CZ wafers for high-efficiency cell development and scientific studies. The Si wafers are ͑100͒ orientated, 220-300 m thick, and 1 -4 ⍀ cm in resistivity. The minority carrier lifetime for surface-passivated wafers is on the order of 1 ms, as measured by a Sinton PCD lifetime tester. 11 We use 2%-5% KOH with IPA at 80°C to texture p-type wafers. The feature size of the pyramids is less than 10 m.
The cell structure is metal grid/ ITO/ n / i / c-Si͑p͒ deposition technique. The total thickness of n / i layer or i / p a-Si:H layers is confirmed by tunneling electron microscope measurement. The thicknesses of front ITO are about 760 nm and 900 Å for planar and textured wafers, respectively. We make two 1 cm 2 cells or one 4 cm 2 cell per sample and it is defined by the area of ITO. Detail of cell process is published elsewhere. 3 An aperture mask is used during the cell currentdensity voltage ͑J / V͒ measurement. Confirming J / V measurements are made at NREL by the accredited PV Performance Characterization Team. We also performed light soaking experiment on both FZ and CZ p-type Si HJ solar cells. Our data show that the solar cell performance was quite stable under AM 1.5 light illumination up to 1000 h. The cell efficiency falls 2.6% for the FZ cell and 1.3% for the CZ cell. These changes are within our measurement error of Ϯ4% and not likely connected to a-Si:H related light induced degradation, which is about 20%-30% using much thicker a-Si:H in the cells.
Careful Si wafer surface preparation is essential because impurity energy levels in the gap can cause interface recombination that reduces V oc and efficiency. We successively developed four generations of improved cleaning procedures for planar Si wafers 12 and improve the V oc from 630 mV to just over 700 mV. In Generation 1, we reached 630 mV by boiling the wafer in 18 MW cm high-purity deionized ͑DI͒ water rinse, followed by a long DI water rinse, and a 0.5% HF treatment until the surface became hydrophobic due to oxide removal. This procedure gave us V oc of 630 mV. In Generation 2, we increased V oc to 680 mV by adding more chemical modification of the surface, including oxidation followed by HF stripping and more aggressive acid cleaning solution. In Generation 3, we reached 690 mV by alternating the aggressive acid cleaning of generation 2 with a long DI water rinse. In Generation 4, we increased V oc to 701 mV by better controlling contamination from the organic degreasing step and increasing the purity of chemicals that we used for the final chemical oxidation step. During this time, there were also improvements made to a-Si:H deposition conditions, but surface cleaning remains a key component of cell efficiency. To clean our best textured wafer cells, however, we use a standard Radio Corporation of America 1 and 2 cleaning procedure. Although this cleaning does not produce the best V oc it can remove residual impurities to give us our best efficiencies. In our work on textured wafers, we found that the Generation 4 cleaning procedure removed some of the sharp textured features. We could obtain high V oc with this procedure but lost some of the optical enhancement that texturing provides.
We made a sequence of changes to a baseline diffusedjunction p-wafer cell to better understand what factors control V oc in Si HJ cells. The diffused junction cell on planar p-type wafer cell had a V oc of 630 mV. Our front-only single heterojunction Si HJ cell with a similar Al/BSF gave a V oc of 652 mV after we optimized the thin a-Si:H emitter layers to achieve a very low surface recombination velocity ͑SRV͒ of 15 cm/sec. For comparison, a typical Al/BSF Si wafer has a back surface-recombination velocity ͑BSRV͒ of ϳ1000 cm/ sec. Further improvements led to a V oc of 700 mV on p-type planar silicon wafers. When we omit the i-layer from the front heterojunction emitter, the V oc is only about 600 mV. To achieve high V oc and efficiency, the c-Si surface needs to be well passivated by an intrinsic a-Si:H layer. Avoiding formation of epitaxial c-Si or nanocrystalline Si ͑Refs. 3 and 13͒ is critical for the passivation, most likely because of the low structural quality of epitaxial Si formed at 100 to 300°C.
In order to improve the cell's short-circuit current density, wafer was textured with random pyramids. Our best J sc increases from 32 mA/ cm 2 for a planar cell to 36.7 mA/ cm 2 in a textured cell. The V oc of 678 mV in the textured cell is not as high as we can achieve on a planar surface, likely because of difficulties in cleaning the textured surface, especially where the pyramid bases meet. Figure 3 shows internal quantum efficiency ͑IQE͒ data from three cells: a standard diffused-emitter planar cell with Al/BSF, a front only Si HJ planar cell with Al/BSF, and a double-side HJ textured cell. The Si HJ cell shows poor response in the blue compared to the diffused-emitter cell. The front-only HJ cell provides 1.27 mA/ cm 2 less J sc than the diffused cell from 350 to 700 nm ͑integration of IQE against AM1.5 spectrum͒. This loss is due to absorption of incident light in the front ITO and a-Si:H layers. The textured doubleside Si HJ cell provides only 0.60 mA/ cm 2 less current than the diffused junction cell from 350 to 700 nm. The 0.67 mA/ cm 2 gain in J sc is results in multiple light scattering at the pyramids surfaces. Textured cell also eliminates the Al/BSF contact to produce far better infrared response from 900 to 1200 nm.
Other advantage of the Si HJ cells is that it can enable the continuing reduction in wafer thickness required for a cost-effective Si PV industry. As cells become thinner, lowrecombination surfaces become progressively more important.
14 To obtain a V oc over 680 mV, we find that a 200 m p-type wafer must have a minority carrier lifetime over 700 s after a-Si:H heterojuncton emitter and back contact are applied. This enables the solar cells to have a minority carrier diffusion length much larger than its thickness. However, the requirement for high bulk lifetime will be relaxed in wafers thinner than 100 m. Because of the square root dependence of diffusion length on lifetime, when the thickness of the Si wafer is reduced by half, the bulk lifetime can be reduced by four times. Based upon our high performance cell with lifetime of 700 s on 200 m wafer, it suggests a 100 m p-wafer cell can tolerate a 200 s lifetime. However, careful preparation, cleanliness, and control of the critical front and back surface heterointerfaces will be necessary for future thin c-Si heterojunction solar cells.
